In order to understand the degradation of the electrical operations of metal-oxidesemiconductor (MOS) devices, this work is concerned by the defects generation processes in the non-stoichiometric SiO, area and at the SiO2 interface. For this purpose, a new measurement technique to study slow-state traps and their relationship with fast-state traps is developed. This method considers capacitancevoltage measurements and temperature effects during the hysteresis cycle.
INTRODUCTION
Under normal operating condition, interface states and oxide defects are generated in the oxide SiO2 film and at the oxide-silicon interface of a metal-oxide-silicon (MOS) structure of microelectronic devices.
High electric fields, which appear in very thin isolative oxide layers, are Final proof reading by Max Blanco: < mblanco@arrow.utias.utoronto.ca > known [1] [2] [3] to be the cause of this generation which induces degradations of the devices properties.
In this work we are interested in the study of slow traps, which are responsible for long time electrical instabilities of MOS devices [4] . This paper introduces a new measurement technique to characterize these defects. The method is based on capacitance-voltage C(V) [5] [6] [7] [8] 
THEORETICAL APPROACH
The C(V) characteristic is measured along a cycle which is described by varying the applied bias across the MOS capacitor from -5V to +5 V and back to -5 V. An hysteresis effect is observed. The method is based on the observation of the modification of the hysteresis cycle induced by a degradation process, which consist in a Fowler-Nordheim electron injection from the gate, made under a constant voltage.
The C(V) characteristics measurements were carried out at temperatures below 100 K. In the case of p-type MOS devices firstly, the C(V) characteristics were measured from a negative bias to a positive bias. In this measurement, a deep depletion situation is observed at positive biases due to the low-temperature measurement. At the maximum positive bias, the sample temperature was raised to 300 K and kept for one hour, (heating and cooling cycle). Due to this hightemperature process, electrons are thermally excited and are accumulated in the inversion layer. Moreover, the excited electrons are captured in the traps in the oxide and at the interface. All slow-state traps are also occupied in electrons and the charging process obeys Jonsher's law [9] . Once the traps have been occupied by electrons, the sample was cooled down below 100 K again, and then the C-V measurement was performed from the positive bias to the negative bias. During this process, the electrons trapped by slow states in the oxide were not observed to [11] [12] [13] [14] . AV, is then the gate voltage shift in the C-V characteristics due to the slow-state traps, Co., the maximum capacitance, q charge of the electron, the time, tc the time needed to discharge half of the slow-state traps and is a coefficient depending on tc. Experimental results for t and will be given. Our assertion, here, is to give the saturation term AV,(c)--qN/Cox. The general evolution Eq. (2) is also developed in [9] . A V,, represents a part of A relative to the variation of the effective slow state traps, where A V,,,g is the voltage shift due to defects in the mid-gap and is indeed a true measure of the effective net oxide. deep depletion condition due to the low measurement temperature. At 15V, the sample was warmed up to 308 K for 15 min and thus the capacitance increases by the formation of the inversion layer. Figure 2 displays the capacitance change at +5 V during warming up to 308 K, as a function of warming-up time. This result which would seem to show that the capacitance saturates above 500 s, which means that a 10 min warming-up is sufficient to form the inversion layer.
EXPERIMENTS AND DISCUSSION
In Figure 1 , at around 0V, the reverse C(V) curve has a plateau originating from the fast-state traps. Vg /olts) FIGURE 3 Zoom of C-V characteristics. Superposition and expansion of curves obtained for the stressed sample ( Fig. 1) 
